riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
Spike, a RISC-V ISA Simulator
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
637 Commits
53 Branches
3 Tags
21 MiB
 
 
 
 
 
 
Tree: f82d42cdef
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'f82d42cdef'
${ noResults }
riscv-isa-sim/tests
Tim Newsome 106ece891a
New encoding.h for new CSR addresses. 		10 years ago
..
checksum.c Write test for downloading a mostly random program 10 years ago
debug.c Add some tests that pass and test something. 10 years ago
ebreak.py Write test for downloading a mostly random program 10 years ago
ebreak.s Test ebreak without gdb. 10 years ago
gdbserver.py Kill spike as soon as the test is done with it. 10 years ago
mprv.S New encoding.h for new CSR addresses. 10 years ago
regs.s Do a better job checking CSR functionality. 10 years ago
standalone.lds Link standalone programs at 0x80010000. 10 years ago
start.S Write test for downloading a mostly random program 10 years ago
testlib.py Write test for downloading a mostly random program 10 years ago