riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
Spike, a RISC-V ISA Simulator
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
4119 Commits
53 Branches
3 Tags
21 MiB
 
 
 
 
 
 
Tree: f35109939a
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'f35109939a'
${ noResults }
riscv-isa-sim/riscv/insns/mhacc.h

4 lines
116 B
Raw Blame History

require_extension('P');
require_rv32;
sreg_t mres = sext32(RS1) * sext32(RS2);
WRITE_RD(sext32(RD + (mres >> 32)));