riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
Spike, a RISC-V ISA Simulator
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
4043 Commits
53 Branches
3 Tags
19 MiB
 
 
 
 
 
 
Tree: d4a87e9caa
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'd4a87e9caa'
${ noResults }
riscv-isa-sim/riscv/insns/pmacc_w_h11.h

5 lines
94 B
Raw Blame History

require_rv64;
P_RD_RS1_RS2_OO_LOOP(32, 16, 16, {
p_rd += sext32(p_rs1) * sext32(p_rs2);
}
)