riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
Spike, a RISC-V ISA Simulator
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
2385 Commits
51 Branches
3 Tags
17 MiB
 
 
 
 
 
 
Tree: d41af9f81c
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'd41af9f81c'
${ noResults }
riscv-isa-sim/riscv/insns/c_lw.h

2 lines
89 B
Raw Blame History

require_extension('C');
WRITE_RVC_RS2S(MMU.load<int32_t>(RVC_RS1S + insn.rvc_lw_imm()));