riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
Spike, a RISC-V ISA Simulator
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
285 Commits
51 Branches
3 Tags
17 MiB
 
 
 
 
 
 
Tree: cabb915003
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'cabb915003'
${ noResults }
riscv-isa-sim/hwacha/insns/vfmst.h

4 lines
83 B
Raw Blame History

require_vector;
require_fp;
assert(0 <= RS2 && RS2 < MAX_UTS);
UT_FRD(RS2) = FRS1;