riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
Spike, a RISC-V ISA Simulator
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
2408 Commits
53 Branches
3 Tags
21 MiB
 
 
 
 
 
 
Tree: b60d5766bf
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'b60d5766bf'
${ noResults }
riscv-isa-sim/riscv/insns/c_lhu.h

2 lines
93 B
Raw Blame History

require_extension(EXT_ZCB);
WRITE_RVC_RS2S(MMU.load<uint16_t>(RVC_RS1S + insn.rvc_lhimm()));