riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
Spike, a RISC-V ISA Simulator
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
2656 Commits
51 Branches
3 Tags
17 MiB
 
 
 
 
 
 
Tree: b41209eb36
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'b41209eb36'
${ noResults }
riscv-isa-sim/ci-tests
Tim Newsome 5e1bdfc496
Use nproc or hw.ncpu instead of -j4 to build spike. 		3 years ago
..
build-spike Use nproc or hw.ncpu instead of -j4 to build spike. 3 years ago
create-ci-binary-tarball Actually run a program in CI 4 years ago
hello.c Actually run a program in CI 4 years ago
test-spike Refactor build-spike out of test-spike. 3 years ago
testlib.c implement get_size() getter for mem_cfg_t object 3 years ago