riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
Spike, a RISC-V ISA Simulator
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
265 Commits
53 Branches
3 Tags
19 MiB
 
 
 
 
 
 
Tree: b0af18ed44
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'b0af18ed44'
${ noResults }
riscv-isa-sim/hwacha/insns/vfmsv.h

5 lines
76 B
Raw Blame History

require_vector;
require_fp;
UT_LOOP_START
UT_LOOP_FRD = FRS1;
UT_LOOP_END