Spike, a RISC-V ISA Simulator

You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

Tree: 9a919d0866

arrv-sc-arrv-sc/snippy-tests

confprec

cs250

cycleh

debug_rom

debug_rom_fence

device_flags

dtm_reset_error

dts_parsing

dynamic

eos18-bringup

factor-out-macros

fetch

fix-2296

fix-bf16

force-rtti

fp-encoding

heterogeneous_mc

hwachav4

increase-stack-size

itrigger-etrigger-cleanup

load_reservation_set_size

log-commits-faster

master

mmio-hack

mvp

no_progbuf

no_progbuf2

nolibfdt

optimized-chunk-size

p-ext-0.5.2

plctlab-plct-zce-fix2

plic-clint-endian

plic_uart_v1

priv-1.10

private-l1-caches

pte-info-and-delegation

remove-tests

rivosinc-etrigger_fix_exception_match

rva-profile-support

sanitize

simplify-misaligned

sodor

sparse-mem

speed2

speedup-hacks

static-link

test

tmp

trigger_priority

tweak_debug_rom

whole-archive

zvmm

dummy-tag-for-ci-storage

v1.0.0

v1.1.0

Branches Tags

${ item.name }

Create tag ${ searchTerm }

Create branch ${ searchTerm }

from '9a919d0866'

${ noResults }

riscv-isa-sim/spike_main

History

Chih-Min Chao fd8a6369fa rvv: disasm: leave only SEW-bit segment load/store new features in spec 0.9 Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>		6 years ago
..
disasm.cc	rvv: disasm: leave only SEW-bit segment load/store	6 years ago
spike-dasm.cc	Decouple spike-dasm program from simulator code	6 years ago
spike-log-parser.cc	Write execution logs to a named log file (#409)	6 years ago
spike.cc	Handle misaligned memories by aligning them, rather than erroring	6 years ago
spike_main.ac	Support setting ISA/subsets with --isa flag	11 years ago
spike_main.mk.in	rvv: add simple instruction parsing tool	7 years ago
termios-xspike.cc	Support building from within root directory	12 years ago
xspike.cc	Use PATH_MAX instead of NAME_MAX	12 years ago