riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
Spike, a RISC-V ISA Simulator
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
829 Commits
53 Branches
3 Tags
21 MiB
 
 
 
 
 
 
Tree: 85c40db208
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '85c40db208'
${ noResults }
riscv-isa-sim/riscv/insns/fsq.h

3 lines
82 B
Raw Blame History

require_extension('Q');
require_fp;
MMU.store_float128(RS1 + insn.s_imm(), FRS2);