riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
Spike, a RISC-V ISA Simulator
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
973 Commits
54 Branches
3 Tags
19 MiB
 
 
 
 
 
 
Tree: 655aedc0eb
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '655aedc0eb'
${ noResults }
riscv-isa-sim/riscv/insns/vmulhu_vx.h

5 lines
79 B
Raw Blame History

// vmulhu vd ,vs2, rs1
VI_VX_ULOOP
({
vd = ((uint128_t)vs2 * rs1) >> sew;
})