riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
Spike, a RISC-V ISA Simulator
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
355 Commits
53 Branches
3 Tags
19 MiB
 
 
 
 
 
 
Tree: 3d17e24e8d
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '3d17e24e8d'
${ noResults }
riscv-isa-sim/rvc/insns/c_beq.h

3 lines
80 B
Raw Blame History

require_rvc;
if(cmp_trunc(CRS1S) == cmp_trunc(CRS2S))
set_pc(CBRANCH_TARGET);