riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
Spike, a RISC-V ISA Simulator
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
4115 Commits
53 Branches
3 Tags
21 MiB
 
 
 
 
 
 
Tree: 36c40b4853
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '36c40b4853'
${ noResults }
riscv-isa-sim/riscv/insns/pnclipiu_b.h

4 lines
108 B
Raw Blame History

require_rv32;
P_NARROW_RD_RS1_ULOOP(8, 16, {
p_rd = P_USAT_FULL(8, (sreg_t)(p_rs1 >> insn.shamth()));
})