riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
Spike, a RISC-V ISA Simulator
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
336 Commits
54 Branches
3 Tags
19 MiB
 
 
 
 
 
 
Tree: 2cd631a294
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '2cd631a294'
${ noResults }
riscv-isa-sim/rvc/insns/c_sdsp.h

3 lines
69 B
Raw Blame History

require_rvc;
require_xpr64;
mmu.store_uint64(XPR[30]+CIMM6*8, CRS2);