riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
Spike, a RISC-V ISA Simulator
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
62 Commits
53 Branches
3 Tags
21 MiB
 
 
 
 
 
 
Tree: 2c9a832352
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '2c9a832352'
${ noResults }
riscv-isa-sim/riscv/insns/cvtu_l_s_rm.h

5 lines
109 B
Raw Blame History

require64;
require_fp;
softfloat_roundingMode = RM;
RDR = f32_to_i64_r_minMag(FRS1,true);
set_fp_exceptions;