Spike, a RISC-V ISA Simulator
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 
 
 
 
Andrew Waterman 2c9a832352 [sim,xcc,pk,opcodes] static rounding modes for FP insns 16 years ago
..
insns [sim,xcc,pk,opcodes] static rounding modes for FP insns 16 years ago
applink.cc [sim] change applink for tohost/fromhost 16 years ago
applink.h [sim] change applink for tohost/fromhost (forgot one file) 16 years ago
common.h [sim,xcc] Changed instruction format to RISC-V 16 years ago
decode.h [sim,xcc,pk,opcodes] static rounding modes for FP insns 16 years ago
execute.h [sim,xcc,pk,opcodes] static rounding modes for FP insns 16 years ago
mmu.h [xcc,sim] eliminated vectored traps 16 years ago
processor.cc [pk, sim] added FPU emulation support to proxy kernel 16 years ago
processor.h [xcc,sim] eliminated vectored traps 16 years ago
riscv-isa-run.cc [sim] various fixes to get the sim work with the fesvr 16 years ago
riscv.ac [pk, sim] added FPU emulation support to proxy kernel 16 years ago
riscv.mk.in [sim] integrated SoftFloat-3 with ISA sim; removed SoftFloat-2b 16 years ago
sim.cc [sim] add while to interactive_until 16 years ago
sim.h [sim] add while to interactive_until 16 years ago
trap.cc Reorganized directory structure 16 years ago
trap.h [sim, pk] cleaned up exception vectors and FP exc flags 16 years ago