riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
Spike, a RISC-V ISA Simulator
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
724 Commits
51 Branches
3 Tags
17 MiB
 
 
 
 
 
 
Tree: 0647cce541
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '0647cce541'
${ noResults }
riscv-isa-sim/debug_rom
Tim Newsome 10d1bff0a1
Rebuild debug ROM because CSR encoding changed. 		10 years ago
..
.gitignore Parameterize debug ROM contents on XLEN 10 years ago
Makefile Parameterize debug ROM contents on XLEN 10 years ago
debug_rom.S Parameterize debug ROM contents on XLEN 10 years ago
debug_rom.h Rebuild debug ROM because CSR encoding changed. 10 years ago
link.ld Move debug rom link map to the right place. 10 years ago