| .. |
|
insns
|
WIP on FP encoding
|
9 years ago |
|
cachesim.cc
|
fix cache line index offset in cachesim.cc
|
11 years ago |
|
cachesim.h
|
Use enum instead of two bools to denote memory access type
|
11 years ago |
|
clint.cc
|
riscv: replace rtc device with a real clint implementation
|
10 years ago |
|
common.h
|
add BSD license
|
14 years ago |
|
debug_module.cc
|
Use correct format codes for reg_t and size_t
|
10 years ago |
|
debug_module.h
|
Turn off debugging.
|
10 years ago |
|
decode.h
|
WIP on FP encoding
|
9 years ago |
|
devices.cc
|
Remove debug printfs.
|
10 years ago |
|
devices.h
|
riscv: replace rtc device with a real clint implementation
|
10 years ago |
|
disasm.h
|
Disassemble RVC instructions based on XLEN
|
10 years ago |
|
encoding.h
|
update encoding.h to get PMP updates
|
9 years ago |
|
execute.cc
|
serialize simulator on wfi
|
10 years ago |
|
extension.cc
|
Set badaddr=0 on illegal instruction traps
|
10 years ago |
|
extension.h
|
Refer to LICENSE in some newer source files
|
11 years ago |
|
extensions.cc
|
Refer to LICENSE in some newer source files
|
11 years ago |
|
gdbserver.cc
|
Encode VM type in sptbr, not mstatus
|
10 years ago |
|
gdbserver.h
|
Encode VM type in sptbr, not mstatus
|
10 years ago |
|
gen_icache
|
Reduce dependences on auto-generated code
|
12 years ago |
|
insn_template.cc
|
Add facility to instrument specific opcodes
|
11 years ago |
|
insn_template.h
|
For FMIN(sNaN, x) and FMIN(qNaN, qNaN), return canonical NaN
|
10 years ago |
|
interactive.cc
|
WIP on FP encoding
|
9 years ago |
|
memtracer.h
|
Use enum instead of two bools to denote memory access type
|
11 years ago |
|
mmu.cc
|
Separate page faults from physical memory access exceptions
|
10 years ago |
|
mmu.h
|
Add --enable-misaligned option for misaligned ld/st support
|
9 years ago |
|
mulhi.h
|
Refer to LICENSE in some newer source files
|
11 years ago |
|
processor.cc
|
Implement vectored interrupt proposal
|
9 years ago |
|
processor.h
|
riscv: replace rtc device with a real clint implementation
|
10 years ago |
|
regnames.cc
|
Refer to LICENSE in some newer source files
|
11 years ago |
|
riscv.ac
|
Add --enable-misaligned option for misaligned ld/st support
|
9 years ago |
|
riscv.mk.in
|
riscv: replace rtc device with a real clint implementation
|
10 years ago |
|
rocc.cc
|
Refer to LICENSE in some newer source files
|
11 years ago |
|
rocc.h
|
refactor disassembler, and add hwacha disassembler
|
13 years ago |
|
rom.cc
|
Remove MTIME[CMP]; add RTC device
|
10 years ago |
|
sim.cc
|
fdt: move interrupt controller into its own node
|
9 years ago |
|
sim.h
|
WIP on FP encoding
|
9 years ago |
|
tracer.h
|
Add facility to instrument specific opcodes
|
11 years ago |
|
trap.cc
|
WIP on priv spec v1.9
|
11 years ago |
|
trap.h
|
Set badaddr=0 on illegal instruction traps
|
10 years ago |
Andrew Waterman
f2229668c3