riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
361 Commits
53 Branches
3 Tags
19 MiB
Tree: fcc557da9d
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'fcc557da9d'
${ noResults }
Commit Graph

9 Commits (fcc557da9d7a49ef6f367f9d5158d03f2fae443f)

Author SHA1 Message Date
Scott Beamer fcc557da9d added support for register convention names in debug mode
12 years ago
Andrew Waterman acc42d79e2 fix disassembly of bnez and friends
12 years ago
Andrew Waterman ab14719919 Add fclass.{s|d} instructions
12 years ago
Andrew Waterman 1ea07ef7c5 Fix disassembly of JAL
12 years ago
Andrew Waterman 97b1bc610f Fix linking on Darwin
12 years ago
Christopher Celio 0346522aa6 Disasm now translates xor x0,x0,x0 as a machine-generated bubble ("-").
12 years ago
Andrew Waterman 9a9df0230f Force extension loaders to be linked in
12 years ago
Andrew Waterman 2c1ddd1781 Enable runtime loading of dynamic library with --extlib
12 years ago
Andrew Waterman fb3be24671 Eliminate hwacha <-> riscv circular dependence
12 years ago