riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
3513 Commits
51 Branches
3 Tags
17 MiB
Tree: efa8eff405
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'efa8eff405'
${ noResults }
Commit Graph

3513 Commits (efa8eff405bc42fd93232633de66751a99a684ba)
 

Author SHA1 Message Date
YenHaoChen 7f8c663886 pointer masking: Implement hstatus.HUPMM (Flush TLB on changing hstatus.HUPMM)
2 years ago
YenHaoChen 69f0c46fe3 refactor: Add specialized hstatus_csr_t
2 years ago
YenHaoChen c268fb2564 pointer masking: Implement [sh]envcfg.PMM
2 years ago
YenHaoChen f710dc706b pointer masking: Implement Smnpm (Flush TLB on changing *envcfg.PMM)
2 years ago
YenHaoChen faeef6ee14 pointer masking: Let [sh]envcfg.PMM be WARL if with Ssnpm
2 years ago
YenHaoChen 370f741a97 pointer masking: Support _ssnpm to --isa
2 years ago
YenHaoChen 6cc342bcfa pointer masking: Let menvcfg.PMM be WARL if with Smnpm
2 years ago
YenHaoChen eea20ae6a2 pointer masking: Support _smnpm to --isa
2 years ago
YenHaoChen 8b5cb0fff2 pointer masking: Let HLVX.* instructions not subject to pointer masking
2 years ago
YenHaoChen fb761259b3 pointer masking: Let pointer masking not apply when both MPRV and MXR are set
2 years ago
YenHaoChen a8cc689675 refactor: Add const qualifier to mmu_t::in_mprv()
2 years ago
YenHaoChen 91173cbbc7 pointer masking: Let cache-block management instructions take into account pointer masking
2 years ago
YenHaoChen 42776e6170 pointer masking: Let cache-block zero instruction (cbo.zero) take into account pointer masking
2 years ago
YenHaoChen 5beff7ad19 refactor: Rename parameter addr to original_addr in store_slow_path()
2 years ago
YenHaoChen 68df89718f pointer masking: performance: Move pointer masking out of store fast path
2 years ago
YenHaoChen 9be6070c56 pointer masking: Let store take into account pointer masking
2 years ago
YenHaoChen f47782cf9e refactor: Rename parameter addr to original_addr in load_slow_path()
2 years ago
YenHaoChen 37d06eb8ba pointer masking: performance: Move pointer masking out of load fast path
2 years ago
YenHaoChen a15cf880e7 pointer masking: Let load take into account pointer masking
2 years ago
YenHaoChen dfdd13f529 refactor: Move implementation of generate_access_info() to riscv/mmu.cc
2 years ago
YenHaoChen c70e0c2a19 refactor: Implement sext(x, pos) macro
2 years ago
YenHaoChen 58defa070e pointer masking: Let mseccfg.PMM be WARL if with Smmpm
2 years ago
YenHaoChen 436b684ff5 pointer masking: Support _smmpm to --isa
2 years ago
Andrew Waterman 98d2c29e43
Merge pull request #1717 from riscv-software-src/fix-ss-load
2 years ago
Andrew Waterman 4a2da91667
Merge pull request #1719 from YenHaoChen/pr-encoding
2 years ago
Andrew Waterman 952b98fd8b Loads to shadow-stack pages are allowed
2 years ago
YenHaoChen ec292be4fd Update encoding.h for pointer masking
2 years ago
Jerry Zhao 1b1a333763
Merge pull request #1714 from abejgonzalez/fix-interactive-insn
2 years ago
Jerry Zhao f2a20b185e
Merge pull request #1715 from abejgonzalez/fix-interactive-vregs
2 years ago
abejgonzalez 3947fa0e1c Don't print vregs if no V exts
2 years ago
abejgonzalez abb2d55541 Fix insn interactive command (catch/print trap, use proper access func)
2 years ago
Andrew Waterman ed5f817613
Merge pull request #1709 from abejgonzalez/add-insn-debug-mode-cmds
2 years ago
abejgonzalez e72fcaa674 Add insn cmds to interactive debug mode
2 years ago
Andrew Waterman b6498b1596
Merge pull request #1711 from riscv-software-src/zfa-disasm
2 years ago
Andrew Waterman 6854a911fd Expand default disassembly ISA
2 years ago
Andrew Waterman 389851ce15 Add disassembly for Zfa extension
2 years ago
Jerry Zhao d00dfd6615
Merge pull request #1710 from riscv-software-src/fix_debug_ci
2 years ago
Jerry Zhao 7f93baf463 Fix riscv-tests commit for CI
2 years ago
Jerry Zhao 0c706923b9
Merge pull request #1705 from rpsene/master
2 years ago
Rafael Sene ef7416ce1d
Fix: Add missing <stdexcept> header for std::logic_error
2 years ago
Jerry Zhao f03e97c89f
Merge pull request #1701 from riscv-software-src/zvl_zve
2 years ago
Andrew Waterman 3d4027a2bb
Merge pull request #1704 from riscv-software-src/thread-local-again
2 years ago
Andrew Waterman 29da1405c4 Fix C/C++ thread-local linkage differently
2 years ago
Jerry Zhao c790f73ae9 Vector-fp instructions depend on zve, not F/D
2 years ago
Jerry Zhao 67e205c289 Restrict spike to vlen <= 4096
2 years ago
Jerry Zhao 3b6a8fa06e Remove all --varch parsing
2 years ago
Jerry Zhao 0f4642ee44 Switch to Zvl/Zve parsing from isa_parser, instead of varch
2 years ago
Jerry Zhao 9f5df7f4db Disallow any vector, not just V, when no __int128 type is present
2 years ago
Jerry Zhao 9ee100f580 Relax require_vector check for misa.V
2 years ago
Jerry Zhao 08d5119d3b Relax mstatus.vs dependency on full V
2 years ago