riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
3513 Commits
51 Branches
3 Tags
17 MiB
Tree: efa8eff405
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'efa8eff405'
${ noResults }
Commit Graph

5 Commits (efa8eff405bc42fd93232633de66751a99a684ba)

Author SHA1 Message Date
Andrew Waterman 7dfd3525c8 Enable SOFTFLOAT_ROUND_ODD for vfncvt.rod.f.f.w
6 years ago
Marcus Comstedt f437e6a4e9 Implement support for big-endian hosts
7 years ago
Andrew Waterman 89ba757daf Mark SoftFloat routines static inline
10 years ago
Andrew Waterman a95b44df9d Upgrade to latest SoftFloat
10 years ago
Andrew Waterman 017f62ac55 Merge softfloat_riscv into softfloat
12 years ago
Andrew Waterman 77452a26e7 temporary undoing of renaming
15 years ago
Andrew Waterman 740f981cfd [sim] renamed to riscv-isa-run
15 years ago
Andrew Waterman 50ec828baf [sim] integrated SoftFloat-3 with ISA sim; removed SoftFloat-2b
16 years ago
Andrew Waterman 932ec48ad5 [sim] added SoftFloat-3 source
16 years ago