riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
214 Commits
54 Branches
3 Tags
19 MiB
Tree: ea3ad100c5
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'ea3ad100c5'
${ noResults }
Commit Graph

6 Commits (ea3ad100c5603d0a32dba2e5561f4df2dd9493dd)

Author SHA1 Message Date
Andrew Waterman ccd5c7b1b1 fix double-precision NaNs
14 years ago
Andrew Waterman 5a79943f7d always propagate default NaN (all bits set)
14 years ago
Andrew Waterman 77452a26e7 temporary undoing of renaming
15 years ago
Andrew Waterman 740f981cfd [sim] renamed to riscv-isa-run
15 years ago
Andrew Waterman ab928baadb [sim] made softfloat files C instead of C++
16 years ago
Andrew Waterman 50ec828baf [sim] integrated SoftFloat-3 with ISA sim; removed SoftFloat-2b
16 years ago