riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
3510 Commits
53 Branches
3 Tags
19 MiB
Tree: d42570325b
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'd42570325b'
${ noResults }
Commit Graph

6 Commits (d42570325b1c9c0261b6ded57b529061dbe23dcd)

Author SHA1 Message Date
Weiwei Li afe3987685 Add convertion function between binary float16 and float32 in softfloat
3 years ago
Andrew Waterman bd85811c35 Update SoftFloat
9 years ago
Andrew Waterman a95b44df9d Upgrade to latest SoftFloat
10 years ago
Andrew Waterman 77452a26e7 temporary undoing of renaming
15 years ago
Andrew Waterman 740f981cfd [sim] renamed to riscv-isa-run
15 years ago
Andrew Waterman 50ec828baf [sim] integrated SoftFloat-3 with ISA sim; removed SoftFloat-2b
16 years ago
Andrew Waterman 932ec48ad5 [sim] added SoftFloat-3 source
16 years ago