riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
2393 Commits
51 Branches
3 Tags
17 MiB
Tree: cefccba8cf
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'cefccba8cf'
${ noResults }
Commit Graph

12 Commits (cefccba8cf1008691a1bb5d36bd318e281ffc635)

Author SHA1 Message Date
Tim Newsome 9baa8a015c Write test for downloading a mostly random program
10 years ago
Tim Newsome 8b176c4e96 Force gdb to not print entry values.
10 years ago
Tim Newsome c7643c32e0 mprv test now breaks like it's supposed to.
10 years ago
Tim Newsome 7e5c1b420d Halt when gdb user hits ^C.
10 years ago
Tim Newsome 8571c8791a Test ebreak without gdb.
10 years ago
Tim Newsome d1d8863086 Add --gdb-port
10 years ago
Tim Newsome c57bdaa033 Do a better job checking CSR functionality.
10 years ago
Tim Newsome 0cc52e8e5d Update regnum handling to match gdb CSR changes.
10 years ago
Tim Newsome daa39a2204 Implement register writes.
10 years ago
Tim Newsome 0ba84e9c8e Properly clean up spike.
10 years ago
Tim Newsome 64f7d791b7 Implement reading of CSRs.
10 years ago
Tim Newsome 651ad043ce Add some tests that pass and test something.
10 years ago