riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
3791 Commits
54 Branches
3 Tags
19 MiB
Tree: bfe100fbd3
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'bfe100fbd3'
${ noResults }
Commit Graph

6 Commits (bfe100fbd39443498a413acd3f5d7852e6c1e3eb)

Author SHA1 Message Date
Andrew Waterman 7e80f118e8 Enable many more warnings in CI
1 year ago
Andrew Waterman aa73432e58 Check in CI that all installed headers are usable
2 years ago
Andrew Waterman 86b3e7851f Run 'make check' in CI
3 years ago
Jerry Zhao cfe79e06fb ci: CI should check each commit in a PR
3 years ago
Tim Newsome 5e1bdfc496 Use nproc or hw.ncpu instead of -j4 to build spike.
3 years ago
Tim Newsome 582f4d442e Refactor build-spike out of test-spike.
3 years ago