riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
1229 Commits
51 Branches
3 Tags
17 MiB
Tree: b3855682c2
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'b3855682c2'
${ noResults }
Commit Graph

6 Commits (b3855682c2d744c613d2ffd6b53e3f021ecea4f3)

Author SHA1 Message Date
Schuyler Eldridge b3855682c2 Add missing stdexcept imports
6 years ago
Chih-Min Chao b6f7b65b65 op: update CSR
6 years ago
Andrew Waterman acd953afd2 When enabling the debug module, poll til it's really enabled
6 years ago
Megan Wachs b8eb9cd50d FESVR: ensure dmactive is 1 before reading debug module registers
6 years ago
Megan Wachs 6b90a455dc FESVR: Can't read a DM register when DMACTIVE=0
6 years ago
Andrew Waterman f49618ca9d Add fesvr; only globally install fesvr headers/libs
7 years ago