riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
2394 Commits
51 Branches
3 Tags
17 MiB
Tree: b265325d19
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'b265325d19'
${ noResults }
Commit Graph

8 Commits (b265325d19fe9eb9145c65fe110735ff03c1b90c)

Author SHA1 Message Date
Jerry Zhao b265325d19 Remove set_target_endianness | add --big-endian flag
3 years ago
Jerry Zhao cefccba8cf Remove memif_endianness_undecided, change default to little-endian
4 years ago
Jerin Joy f5ec721fa9 Fixed -Wnon-virtual-dtor warnings
4 years ago
Andrew Waterman f8752d8fee Suppress several unused-parameter warnings in fesvr
4 years ago
Iman Hosseini dfd1913679 detects the loading of isa-incompatible (i.e. 32 bit code to 64bit HART) code and emits an error message to help avoid unintentionally loading wrong elf.
4 years ago
Marcus Comstedt 8e3bcb2eef Tag target endian values to help guide conversion code
6 years ago
Marcus Comstedt 8d09d845a7 Implement support for big-endian targets
6 years ago
Andrew Waterman f49618ca9d Add fesvr; only globally install fesvr headers/libs
7 years ago