riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
4025 Commits
53 Branches
3 Tags
19 MiB
Tree: 8f38d28b43
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '8f38d28b43'
${ noResults }
Commit Graph

5 Commits (8f38d28b43f66072a6eac7c13d6ee0283965294a)

Author SHA1 Message Date
Andrew Waterman 10ae74e48a Allow configuration of default ISA with --with-isa
10 years ago
Andrew Waterman 590417bec9 Factor out the dummy RoCC accelerator
12 years ago
Yunsup Lee 2f1f9a4fbc revamp hwacha; now runs in physical mode
13 years ago
Andrew Waterman be9b242d95 Rip out Hwacha for now
13 years ago
Yunsup Lee 85c978fe99 add place holders for instructions to handle vector exceptions
14 years ago
Andrew Waterman 77452a26e7 temporary undoing of renaming
15 years ago
Andrew Waterman 740f981cfd [sim] renamed to riscv-isa-run
15 years ago
Andrew Waterman 3fb2ead615 [xcc,pk,opcodes,sim] updated encoding/insn names
15 years ago
Andrew Waterman 01c01cc36f Reorganized directory structure
16 years ago