riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
157 Commits
53 Branches
3 Tags
21 MiB
Tree: 4324288eb8
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '4324288eb8'
${ noResults }
Commit Graph

11 Commits (4324288eb8e4dc92dd8215ffe03fc7eee8a7392b)

Author SHA1 Message Date
Andrew Waterman 77452a26e7 temporary undoing of renaming
15 years ago
Andrew Waterman 740f981cfd [sim] renamed to riscv-isa-run
15 years ago
Andrew Waterman e665e552b3 [xcc] fix configure scripts
15 years ago
Andrew Waterman e8d6925f0e [sim,opcodes] improved sim build and run performance
15 years ago
Andrew Waterman 481c9e8fd8 [sim] added icache simulator (disabled by default)
16 years ago
Yunsup Lee 4b534147c0 [sim] add disable option for vector
16 years ago
Andrew Waterman 3c6275887f [sim,pk] reorganized status register
16 years ago
Andrew Waterman 8456c1e923 [pk, sim] added FPU emulation support to proxy kernel
16 years ago
Andrew Waterman 50ec828baf [sim] integrated SoftFloat-3 with ISA sim; removed SoftFloat-2b
16 years ago
Andrew Waterman 2d75bf71bb [xcc,sim] implement FP using softfloat
16 years ago
Andrew Waterman 01c01cc36f Reorganized directory structure
16 years ago