riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
2861 Commits
53 Branches
3 Tags
19 MiB
Tree: 31f5ede662
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '31f5ede662'
${ noResults }
Commit Graph

2 Commits (31f5ede662303183d93f80e869379e49b7a01608)

Author SHA1 Message Date
Chih-Min Chao 8663f6494e rvv: sf: handle signaling NaN for fmax/fmin
6 years ago
Chih-Min Chao b96463c921 rvv: extend softfloat to support 16-64 min/max function
7 years ago