riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
286 Commits
51 Branches
3 Tags
17 MiB
Tree: 2f1f9a4fbc
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '2f1f9a4fbc'
${ noResults }
Commit Graph

2 Commits (2f1f9a4fbc7bc45cf277b6a0d8d7d825efdbbb33)

Author SHA1 Message Date
Yunsup Lee 2f1f9a4fbc revamp hwacha; now runs in physical mode
13 years ago
Andrew Waterman be9b242d95 Rip out Hwacha for now
13 years ago
Andrew Waterman 77452a26e7 temporary undoing of renaming
15 years ago
Andrew Waterman 740f981cfd [sim] renamed to riscv-isa-run
15 years ago
Yunsup Lee 29d89ec1e6 [libs,opcodes,pk,sim,xcc] add mov*,fmov*, shuffle vec insts
15 years ago
Yunsup Lee a174f4bfdb [opcodes,pk,sim,xcc] fix vector mem instruction format, add vector seg mem instructions
15 years ago
Andrew Waterman 3fb2ead615 [xcc,pk,opcodes,sim] updated encoding/insn names
15 years ago
Andrew Waterman 01c01cc36f Reorganized directory structure
16 years ago