riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
419 Commits
53 Branches
3 Tags
19 MiB
Tree: 1fbcb3dfe3
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '1fbcb3dfe3'
${ noResults }
Commit Graph

42 Commits (1fbcb3dfe3a8776cbe742cf7c8299186d6b4bec9)

Author SHA1 Message Date
Yunsup Lee c0f7d3cd77 bugfix in raising accelerator interrupts
11 years ago
Yunsup Lee 68d1d85208 vxcptsave->vxcptevac,vxcptrestore->vxcpthold
11 years ago
Andrew Waterman ea58df801f Update to new privileged spec
11 years ago
Andrew Waterman e671e75198 Use xlen, not xprlen, to refer to x-register width
11 years ago
Andrew Waterman 416c8be88c Support building from within root directory
12 years ago
Andrew Waterman e26e8c5879 Fix makefile race condition
12 years ago
Andrew Waterman dd8827e8b3 zero-extend 32b instructions for vxcptaux
12 years ago
Andrew Waterman d643e43dca Support 2/4/6/8-byte instructions
12 years ago
Andrew Waterman 590417bec9 Factor out the dummy RoCC accelerator
12 years ago
Andrew Waterman baa8d8be1f Avoid use of __int128_t
12 years ago
Andrew Waterman 43615c60e7 Use precompiled headers to speed up compilation
12 years ago
Stephen Twigg 97c0aa44d3 Sync encoding in opcodes
12 years ago
Stephen Twigg 963c0825a7 Add ut_fclass_s/d hwacha (unused until encoding sync)
12 years ago
Yunsup Lee e4a605049a add hwacha vfmsv instructions
12 years ago
Quan Nguyen 9dbe0fac5f Move half precision instructions, add vfmsv, vfmvv
12 years ago
Andrew Waterman 97b1bc610f Fix linking on Darwin
12 years ago
Andrew Waterman 7f457c47b3 Speed things up quite a bit
13 years ago
Quan Nguyen 64785705a4 Remove debug printf in vsetprec
13 years ago
Quan Nguyen 05f9118e82 Add vsetprec instruction prototype
13 years ago
Andrew Waterman aedcd67ac8 Update to new privileged ISA
13 years ago
Yunsup Lee ee7867e79e fix slli/slliw encoding bug
13 years ago
Yunsup Lee d0a84535eb correctly trap when SR_EA is disabled
13 years ago
Albert Ou ad42696405 Fix declaration of half-precision instructions
13 years ago
Albert Ou c258e24c0a Re-add Hwacha header file
13 years ago
Albert Ou 826fc1719a Implement "half-baked" half-precision instruction subset for Hwacha
13 years ago
Yunsup Lee 692ba09ef4 include stdexcept
13 years ago
Yunsup Lee 1bcda9195b clarify vxcptsave/vxctkill semantics
13 years ago
Yunsup Lee 74fe66dcec implement vxcptsave/vxcptrestore
13 years ago
Yunsup Lee 787450f4d9 more hwacha supervisor stuff
13 years ago
Yunsup Lee cb6cfc5f3a refactor disassembler, and add hwacha disassembler
13 years ago
Yunsup Lee 9543d241b3 can't execute frsr/fssr on ut
13 years ago
Yunsup Lee 185b0d177d or into control thread's fp exceptions
13 years ago
Yunsup Lee 1057bae0a0 catch trap_illegal_instruction in hwacha
13 years ago
Yunsup Lee 0f140bcde4 add hwacha exception support
13 years ago
Yunsup Lee 1276dd07f7 fix maxvl calc logic
13 years ago
Yunsup Lee da579c14c9 use reset virtual method
13 years ago
Yunsup Lee 38c39525ac use uint32_t for vl
13 years ago
Yunsup Lee 2f1f9a4fbc revamp hwacha; now runs in physical mode
13 years ago
Andrew Waterman b357c97b24 Remove more vector stuff
13 years ago
Andrew Waterman be9b242d95 Rip out Hwacha for now
13 years ago