riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
2903 Commits
53 Branches
3 Tags
19 MiB
Tree: 057cfbcca6
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '057cfbcca6'
${ noResults }
Commit Graph

3 Commits (057cfbcca6dc6c65f1fd69b754e499ccabebe273)

Author SHA1 Message Date
Jerry Zhao cfe79e06fb ci: CI should check each commit in a PR
3 years ago
Tim Newsome 5e1bdfc496 Use nproc or hw.ncpu instead of -j4 to build spike.
3 years ago
Tim Newsome 582f4d442e Refactor build-spike out of test-spike.
3 years ago