riscv-isa-sim

Commit Graph

Author	SHA1	Message	Date
Zhibo Hong	848474582d	Add Zvzip extension.	6 days ago
Michelle Wu	e06eae1039	disasm: Do not imply Zvbb from RVV crypto groups (#146 ) Remove EXT_ZVBB enablement from Zvkn, Zvknc, Zvkng, Zvks, Zvksc, Zvksg • Zvkn = Zvkned + Zvknhb + Zvkb + Zvkt • Zvknc = Zvkn + Zvbc • Zvkng = Zvkn + Zvkg • Zvks = Zvksed + Zvksh + Zvkb + Zvkt • Zvksc = Zvks + Zvbc • Zvksg = Zvks + Zvkg	6 days ago
Zhibo Hong	38f162ccd0	Add Svvptc extension.	6 days ago
Zhibo Hong	3bfe3ce5ee	Add Zvabd extension.	5 months ago
Andrew Waterman	8b802199fb	Have Zabha imply extensions rather than erroring if not present	2 months ago
Andrew Waterman	5c142baf88	Have ZC* imply extensions rather than erroring if not present	2 months ago
Andrew Waterman	27ecd02d6b	Have Zvfofp4min imply extensions rather than erroring if not present	2 months ago
Andrew Waterman	1a2af0362e	Clean up handling of Zcf	2 months ago
Andrew Waterman	ac939da203	Have V imply extensions rather than erroring if not present	2 months ago
Andrew Waterman	466d1b0e4c	Have Z[v]fbfmin imply extensions rather than erroring if not present	2 months ago
Andrew Waterman	8b22afdbd9	Have Zvfhmin imply extensions rather than erroring if not present	2 months ago
Andrew Waterman	a91c0a9f51	Factor out add_extension method	2 months ago
Andrew Waterman	e9571d4498	Have Zfhmin imply extensions rather than erroring if not present	2 months ago
Andrew Waterman	715906f416	Have Zclsd imply extensions rather than erroring if not present	2 months ago
Andrew Waterman	978f96a992	Have Zicfiss imply extensions rather than erroring if not present	2 months ago
Andrew Waterman	9882cd202b	Zicfiss depends on Zaamo So, no need to check for Zaamo in the instruction definitions	2 months ago
Andrew Waterman	e532913fb3	Don't rely on definition of unratified bitmanip opcodes See https://github.com/riscv/riscv-opcodes/pull/401	3 months ago
mslijepc	5cf8c829d2	added support for zicclsm	3 months ago
Alexander Romanov	f2a76d7a3d	misc: fix typo in zawrs incompatible error	4 months ago
Alexander Romanov	3f8e67f69f	feat: support zvkb vector cryptography bitmanip subset extension This commit gates Zvkb behind Zvkb extension. Previously they were attached to Zvbb which is Zvkb's superset	5 months ago
Andrew Young	a2dc352286	Add Svukte extension support This adds support for the Svukte extension, which adds support for address-independent latency of user-mode faults to supervisor addresses.	5 months ago
LIU Yu	3f0692d313	decode args for `fcvtmod.w.d` in `zfa` extension	5 months ago
Binno	9565a260e9	Add smpmpmt extension Signed-off-by: Binno <binno.shen@sifive.com>	5 months ago
Aliaksei Chapyzhenka	2ce87219a6	Add Zvfbfa, Zvfofp8min, Zvfofp4min support	6 months ago
Chih-Min Chao	7b060d0d86	disasm: show the acquire and release attribute to amo instructions Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>	6 months ago
Chih-Min Chao	e2e02098a4	ext: add zibi It implement v0.6 version reference https://github.com/riscv/zibi/releases/download/v0.6/zibi.pdf https://riscv.atlassian.net/wiki/spaces/USXX/pages/599261201/Branch+with+Immediate+Zibi+Ratification+Plan Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>	6 months ago
Andrew Waterman	3232ce1b76	Implement Zvflqdot8f	6 months ago
Andrew Waterman	e3dc14a878	Implement Zvfbqdot8f	6 months ago
Andrew Waterman	1d56b556b5	Relax VLEN/ELEN checking We should allow ISA strings like rv64gc_zve32f. Per the spec, the various Zve extensions imply a minimum VLEN, so rv64gc_zve32f is unambiguously equivalent to rv64gc_zve32f_zvl32b. Similarly, rv64gc_zve64x, rv64gc_zve64x_zvl64b, and rv64gc_zve64x_zvl32b are all unambiguously equivalent.	7 months ago
Andrew Waterman	faeae4eada	VLEN is unitless	7 months ago
Andrew Waterman	acac77d59d	No tabs	7 months ago
Andrew Waterman	717a6e275c	Add Zvldot extension support	7 months ago
Nadime Barhoumi	dcb5f0c784	Remove redundant checks in Zfbfmin and Zvfbfmin validation	7 months ago
Nadime Barhoumi	715c1597ab	Fix BFloat16 vector extension dependencies * Enable EXT_INTERNAL_ZFH_MOVE when either Zfbfmin or Zfhmin is enabled * Change Zvfbfmin to require Zve32f instead of V extension. * Add proper dependency chain for Zvfbfwma requiring both Zvfbfmin and Zfbfmin.	7 months ago
Nado15	23ad840e4d	Add VLEN < ELEN validation check	8 months ago
Andrew Waterman	dd4d3fbca9	Implement Zvbdot draft	8 months ago
Hao	9950cb3d59	fix: check ext_str size when ext = zve* `zve` = "zve{32, 64}{x, f, d}", size of `zve` must be 6. Signed-off-by: Hao <58808837+ha0lyu@users.noreply.github.com>	8 months ago
Andrew Waterman	cce834e437	Support Ziccid extension	10 months ago
Andrew Waterman	b6a061b683	Support Ziccif extension	10 months ago
YenHaoChen	d4abc9a71b	AIA: Enable Smcsrind/Sscsrind if supporting Smaia/Ssaia Smaia/Ssaia allocates indirect CSRs 0x30~0x3f for major interrupt priorities and 0x70~0xff for external interrupts (only with an IMSIC).	2 years ago
YenHaoChen	8050278445	AIA: Add isa=..._smaia_ssaia_... option	2 years ago
Muhammad Moiz Hussain	4764d3c029	Implement Ssccfg & Smcdeleg for spike Signed-off-by: muhammad.moiz.hussain@semidynamics.com	12 months ago
Mingzhu Yan	4d3920b262	Add Svade extension Support Spike always supports the Svade extension, this is required by the RVA and RVB profiles	12 months ago
Andrew Waterman	b645cc0fba	Explicitly annotate fallthrough cases (-Wextra)	12 months ago
Andrew Waterman	8ccde08b27	Remove unused functions (-Werror)	12 months ago
Mahmoud Abumandour	cfa593d0ea	isa_parser: don't append one char at a time in strtolower This avoids potential re-alloations as it allocates the result string upfront.	12 months ago
Andrew Waterman	5ed426bbf4	Add Zvqdotq extension Not yet frozen, but in a pretty stable state. See https://github.com/riscv/riscv-dot-product	1 year ago
Andrew Waterman	1e589aa502	Support strict disassembly in disassembler_t	1 year ago
Christian Herber	ff771919ec	Updated load/store pair for RV32 to v0.10 - renamed Zcmlsd to Zclsd - bumped version number	2 years ago
Andrew Waterman	9a641bb03e	Validate Zvl ISA string correctly See #1810 for explanation of how this can go wrong. Resolves #1810	2 years ago

1 2 3 4

176 Commits (master)