Browse Source

Merge pull request #1266 from riscv-software-src/fix-o0-compile

Define sim_t::INTERLEAVE so that it can be accessed by reference
pull/1268/head
Andrew Waterman 3 years ago
committed by GitHub
parent
commit
aa10facde0
No known key found for this signature in database GPG Key ID: 4AEE18F83AFDEB23
  1. 2
      riscv/sim.cc

2
riscv/sim.cc

@ -30,6 +30,8 @@ static void handle_signal(int sig)
signal(sig, &handle_signal);
}
const size_t sim_t::INTERLEAVE;
sim_t::sim_t(const cfg_t *cfg, bool halted,
std::vector<std::pair<reg_t, mem_t*>> mems,
std::vector<std::pair<reg_t, abstract_device_t*>> plugin_devices,

Loading…
Cancel
Save