riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
Browse Source

page fault when PTE_N bit set and not EXT_SVNAPOT (#875)

pull/876/head
John Ingalls 4 years ago
committed by GitHub
parent
c4fdc8fe95
commit
7209834847
No known key found for this signature in database GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 4 additions and 0 deletions
Whitespace
Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL
Unified View
Diff Options
Show Stats Download Patch File Download Diff File
  1. 4
      riscv/mmu.cc

4
riscv/mmu.cc
View File

@ -291,6 +291,8 @@ reg_t mmu_t::s2xlate(reg_t gva, reg_t gpa, access_type type, access_type trap_ty
if (pte & PTE_RSVD) { if (pte & PTE_RSVD) {
break; break;
} else if (!proc->extension_enabled(EXT_SVNAPOT) && (pte & PTE_N)) {
break;
} else if (!proc->extension_enabled(EXT_SVPBMT) && (pte & PTE_PBMT)) { } else if (!proc->extension_enabled(EXT_SVPBMT) && (pte & PTE_PBMT)) {
break; break;
} else if (PTE_TABLE(pte)) { // next level of page table } else if (PTE_TABLE(pte)) { // next level of page table
@ -379,6 +381,8 @@ reg_t mmu_t::walk(reg_t addr, access_type type, reg_t mode, bool virt, bool hlvx
if (pte & PTE_RSVD) { if (pte & PTE_RSVD) {
break; break;
} else if (!proc->extension_enabled(EXT_SVNAPOT) && (pte & PTE_N)) {
break;
} else if (!proc->extension_enabled(EXT_SVPBMT) && (pte & PTE_PBMT)) { } else if (!proc->extension_enabled(EXT_SVPBMT) && (pte & PTE_PBMT)) {
break; break;
} else if (PTE_TABLE(pte)) { // next level of page table } else if (PTE_TABLE(pte)) { // next level of page table

Write Preview
Loading…
Cancel
Save