riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
Browse Source

Append smepmp extension 1.0 to the feature list

pull/983/head
soberl 4 years ago
committed by GitHub
parent
b0fdd88d26
commit
6d2549d2ad
No known key found for this signature in database GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 0 deletions
Whitespace
Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL
Split View
Diff Options
Show Stats Download Patch File Download Diff File
  1. 1
      README.md

1
README.md
View File

@ -35,6 +35,7 @@ Spike supports the following RISC-V ISA features:
- Svinval extension, v1.0
- CMO extension, v1.0
- Debug v0.14
- Smepmp extension v1.0
As a Spike extension, the remainder of the proposed
[Bit-Manipulation Extensions](https://github.com/riscv/riscv-bitmanip)

Write Preview
Loading…
Cancel
Save