riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
Browse Source

Update trigger description in README.md 

The number of triggers is configurable since https://github.com/riscv-software-src/riscv-isa-sim/pull/1219.

The trigger description was for the limited implementation when developing the extension. All trigger types are supported now. The information isn't very useful anymore.

Signed-off-by: YenHaoChen <39526191+YenHaoChen@users.noreply.github.com>
pull/1592/head
YenHaoChen 2 years ago
committed by YenHaoChen
parent
7c890632ec
commit
6903ff698d
1 changed files with 0 additions and 1 deletions
Whitespace
Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL
Split View
Diff Options
Show Stats Download Patch File Download Diff File
  1. 1
      README.md

1
README.md
View File

@ -39,7 +39,6 @@ Spike supports the following RISC-V ISA features:
- Svinval extension, v1.0
- Sdext extension, v1.0-STABLE
- Sdtrig extension, v1.0-STABLE
- 4 triggers support type={2, 3, 4, 5, 6, 15} (mcontrol, icount, itrigger, etrigger, mcontrol6, disabled)
- Smepmp extension v1.0
- Smstateen extension, v1.0
- Sscofpmf v0.5.2

Write Preview
Loading…
Cancel
Save