riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
Browse Source

Document implemented trigger configuration (#1145)

pull/1149/head
Scott Johnson 4 years ago
committed by GitHub
parent
0b14bb363c
commit
3e9d1627d2
No known key found for this signature in database GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 0 deletions
Whitespace
Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL
Split View
Diff Options
Show Stats Download Patch File Download Diff File
  1. 1
      README.md

1
README.md
View File

@ -38,6 +38,7 @@ Spike supports the following RISC-V ISA features:
- Svpbmt extension, v1.0
- Svinval extension, v1.0
- Debug v0.14
- 4 triggers fixed to type=2 (mcontrol)
- Smepmp extension v1.0
- Smstateen extension, v1.0
- Sscofpmf v0.5.2

Write Preview
Loading…
Cancel
Save