riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
Spike, a RISC-V ISA Simulator
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
397 Commits
53 Branches
3 Tags
19 MiB
Tree: f971129cb6
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'f971129cb6'
${ noResults }
riscv-isa-sim/spike_main/spike_main.mk.in

15 lines
209 B
Raw Normal View History

Support building from within root directory
12 years ago
spike_main_subproject_deps = \
Factor out the dummy RoCC accelerator
12 years ago
softfloat \
Implement timer faithfully rdcycle/rdinstret now have single-instruction granularity. Questionable behavior when timer interrupts occurred around the same time as the compare register is written should be fixed.
12 years ago
riscv \
Eliminate hwacha <-> riscv circular dependence We now split out the spike executable into another subproject, which depends on both rocket and hwacha
12 years ago
Support building from within root directory
12 years ago
spike_main_install_prog_srcs = \
Eliminate hwacha <-> riscv circular dependence We now split out the spike executable into another subproject, which depends on both rocket and hwacha
12 years ago
spike.cc \
riscv-dis.cc \
xspike.cc \
termios-xspike.cc \
Support building from within root directory
12 years ago
spike_main_hdrs = \
Eliminate hwacha <-> riscv circular dependence We now split out the spike executable into another subproject, which depends on both rocket and hwacha
12 years ago
Support building from within root directory
12 years ago
spike_main_srcs = \
Eliminate hwacha <-> riscv circular dependence We now split out the spike executable into another subproject, which depends on both rocket and hwacha
12 years ago
extensions.cc \