riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
Spike, a RISC-V ISA Simulator
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
4043 Commits
53 Branches
3 Tags
19 MiB
Tree: d4a87e9caa
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'd4a87e9caa'
${ noResults }
riscv-isa-sim/riscv/insns/mqacc_w00.h

4 lines
114 B
Raw Normal View History

rvp: add packed instructions for rv64 - part2 Add the following categories * packed zip and unzip instructions * packed basic arithmetic and data-move * packed multiply instructions (_w suffix only) * packed accumulate instructions (_w suffix * packed multiply-add instructions (_w/_h suffix * packed sati/usati/srari for rv64 Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>
4 months ago
require_extension('P');
require_rv64;
WRITE_RD(RD + (((sreg_t)P_FIELD(RS1, 0, 32) * P_FIELD(RS2, 0, 32)) >> 31));