riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
Spike, a RISC-V ISA Simulator
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
296 Commits
53 Branches
3 Tags
19 MiB
Tree: cb6cfc5f3a
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'cb6cfc5f3a'
${ noResults }
riscv-isa-sim/hwacha/insns/vxcptcause.h

4 lines
80 B
Raw Normal View History

add hwacha exception support
13 years ago
require_supervisor_hwacha;
h->clear_exception();
xd = h->get_ct_state()->cause;