riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
Spike, a RISC-V ISA Simulator
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
295 Commits
53 Branches
3 Tags
19 MiB
Tree: 9543d241b3
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '9543d241b3'
${ noResults }
riscv-isa-sim/rvc/insns/c_lw.h

3 lines
51 B
Raw Normal View History

temporary undoing of renaming
15 years ago
require_rvc;
CRDS = mmu.load_int32(CRS1S+CIMM5*4);