riscv
/
riscv-isa-sim
mirror of https://github.com/riscv-software-src/riscv-isa-sim.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
Spike, a RISC-V ISA Simulator
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
4115 Commits
53 Branches
3 Tags
21 MiB
Tree: 36c40b4853
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '36c40b4853'
${ noResults }
riscv-isa-sim/riscv/insns/c_fld.h

4 lines
112 B
Raw Normal View History

add support for zca zcd and zcf
4 years ago
require_extension(EXT_ZCD);
Move towards RVC v1.8
11 years ago
require_fp;
Template-ize loads
4 years ago
WRITE_RVC_FRS2S(f64(MMU.load<uint64_t>(RVC_RS1S + insn.rvc_ld_imm())));