riscv
/
qemu
mirror of https://gitea.goldendeliverer.com/riscv/qemu.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
QEMU main repository: Please see https://www.qemu.org/docs/master/devel/submitting-a-patch.html for how to submit changes to QEMU. Pull Requests are ignored. Please only use release tarballs from the QEMU website. http://www.qemu.org
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
127446 Commits
68 Branches
448 Tags
581 MiB
 
 
 
 
 
 
Tree: ca61f91ef9
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'ca61f91ef9'
${ noResults }
qemu/tcg/loongarch64
Richard Henderson 186993f23d
tcg: Replace TCG_TARGET_REG_BITS / 8 		3 months ago
..
tcg-insn-defs.c.inc tcg/loongarch64: Import LASX, FP insns 2 years ago
tcg-target-con-set.h tcg: Convert movcond to TCGOutOpMovcond 11 months ago
tcg-target-con-str.h tcg: Convert orc to TCGOutOpBinary 11 months ago
tcg-target-has.h tcg: Remove INDEX_op_qemu_st8_* 11 months ago
tcg-target-mo.h tcg: Split out tcg-target-mo.h 1 year ago
tcg-target-opc.h.inc tcg: Rename tcg-target.opc.h to tcg-target-opc.h.inc 1 year ago
tcg-target.c.inc tcg: Replace TCG_TARGET_REG_BITS / 8 3 months ago
tcg-target.h tcg: Introduce the 'z' constraint for a hardware zero register 1 year ago