| .. |
|
Kconfig
|
meson: Introduce target-specific Kconfig
|
5 years ago |
|
a32-uncond.decode
|
arm tcg cpus: Fix Lesser GPL version number
|
6 years ago |
|
a32.decode
|
arm tcg cpus: Fix Lesser GPL version number
|
6 years ago |
|
arch_dump.c
|
target/arm: add spaces around operator
|
6 years ago |
|
arm-powerctl.c
|
arm/arm-powerctl: rebuild hflags after setting CP15 bits in arm_set_cpu_on()
|
7 years ago |
|
arm-powerctl.h
|
target/arm/arm-powerctl: Add new arm_set_cpu_on_and_reset()
|
8 years ago |
|
arm_ldst.h
|
arm tcg cpus: Fix Lesser GPL version number
|
6 years ago |
|
cpu-param.h
|
linux-user/aarch64: Implement PR_TAGGED_ADDR_ENABLE
|
6 years ago |
|
cpu-qom.h
|
qom: Remove module_obj_name parameter from OBJECT_DECLARE* macros
|
6 years ago |
|
cpu.c
|
target/arm: Enable BFloat16 extensions
|
5 years ago |
|
cpu.h
|
target/arm: Add isar_feature_{aa32, aa64, aa64_sve}_bf16
|
5 years ago |
|
cpu64.c
|
target/arm: Implement MTE3
|
5 years ago |
|
cpu_tcg.c
|
target/arm: Enable BFloat16 extensions
|
5 years ago |
|
crypto_helper.c
|
arm tcg cpus: Fix Lesser GPL version number
|
6 years ago |
|
debug_helper.c
|
target/arm: Stop assuming DBGDIDR always exists
|
7 years ago |
|
gdbstub.c
|
target/arm: use official org.gnu.gdb.aarch64.sve layout for registers
|
6 years ago |
|
gdbstub64.c
|
arm tcg cpus: Fix Lesser GPL version number
|
6 years ago |
|
helper-a64.c
|
target/arm: Check NaN mode before silencing NaN
|
5 years ago |
|
helper-a64.h
|
target/arm: Merge mte_check1, mte_checkN
|
5 years ago |
|
helper-mve.h
|
target/arm: Implement MVE shifts by register
|
5 years ago |
|
helper-sve.h
|
target/arm: Implement vector float32 to bfloat16 conversion
|
5 years ago |
|
helper.c
|
target/arm: Correct the encoding of MDCCSR_EL0 and DBGDSCRint
|
5 years ago |
|
helper.h
|
target/arm: Implement MVE VLDR/VSTR (non-widening forms)
|
5 years ago |
|
idau.h
|
Use DECLARE_*CHECKER* macros
|
6 years ago |
|
internals.h
|
target/arm: Implement MVE VLDR/VSTR (non-widening forms)
|
5 years ago |
|
iwmmxt_helper.c
|
arm tcg cpus: Fix Lesser GPL version number
|
6 years ago |
|
kvm-consts.h
|
target/arm: Remove no-longer-reachable 32-bit KVM code
|
6 years ago |
|
kvm-stub.c
|
Include qemu-common.h exactly where needed
|
7 years ago |
|
kvm.c
|
hw/arm/virt: KVM: The IPA lower bound is 32
|
5 years ago |
|
kvm64.c
|
target/arm: Use acpi_ghes_present() to see if we report ACPI memory errors
|
5 years ago |
|
kvm_arm.h
|
hw/arm/virt: KVM: The IPA lower bound is 32
|
5 years ago |
|
m-nocp.decode
|
target/arm: Don't NOCP fault for FPCXT_NS accesses
|
5 years ago |
|
m_helper.c
|
target/arm: Handle VPR semantics in existing code
|
5 years ago |
|
machine.c
|
target/arm: Make FPSCR.LTPSIZE writable for MVE
|
5 years ago |
|
meson.build
|
target/arm: Implement MVE VLDR/VSTR (non-widening forms)
|
5 years ago |
|
monitor.c
|
target/arm: Add cpu properties to control pauth
|
6 years ago |
|
mte_helper.c
|
target/arm: Implement MTE3
|
5 years ago |
|
mve.decode
|
target/arm: Implement MVE VADDLV
|
5 years ago |
|
mve_helper.c
|
target/arm: Implement MVE shifts by register
|
5 years ago |
|
neon-dp.decode
|
target/arm: Implement vector float32 to bfloat16 conversion
|
5 years ago |
|
neon-ls.decode
|
target/arm: Fix decode of align in VLDST_single
|
5 years ago |
|
neon-shared.decode
|
target/arm: Implement bfloat widening fma (indexed)
|
5 years ago |
|
neon_helper.c
|
target/arm: Split out saturating/rounding shifts from neon
|
5 years ago |
|
op_addsub.h
|
Move target-* CPU file into a target/ folder
|
10 years ago |
|
op_helper.c
|
target/arm: use raise_exception_ra for stack limit exception
|
5 years ago |
|
pauth_helper.c
|
target/arm: Implement an IMPDEF pauth algorithm
|
6 years ago |
|
psci.c
|
sysemu: Split sysemu/runstate.h off sysemu/sysemu.h
|
7 years ago |
|
sve.decode
|
target/arm: Implement bfloat widening fma (indexed)
|
5 years ago |
|
sve_helper.c
|
bitops.h: Provide hswap32(), hswap64(), wswap64() swapping operations
|
5 years ago |
|
syndrome.h
|
target/arm: Split out syndrome.h from internals.h
|
6 years ago |
|
t16.decode
|
arm tcg cpus: Fix Lesser GPL version number
|
6 years ago |
|
t32.decode
|
target/arm: Implement MVE shifts by register
|
5 years ago |
|
tlb_helper.c
|
target/arm: Set ARMMMUFaultInfo.level in user-only arm_cpu_tlb_fill
|
5 years ago |
|
trace-events
|
docs: fix references to docs/devel/tracing.rst
|
5 years ago |
|
trace.h
|
trace: switch position of headers to what Meson requires
|
6 years ago |
|
translate-a32.h
|
target/arm: Make VMOV scalar <-> gpreg beatwise for MVE
|
5 years ago |
|
translate-a64.c
|
target/arm: Use translator_use_goto_tb for aarch64
|
5 years ago |
|
translate-a64.h
|
target/arm: Implement SVE2 XAR
|
5 years ago |
|
translate-m-nocp.c
|
target/arm: Handle FPU check for FPCXT_NS insns via vfp_access_check_m()
|
5 years ago |
|
translate-mve.c
|
target/arm: Implement MVE VADDLV
|
5 years ago |
|
translate-neon.c
|
target/arm: Implement MVE vector shift right by immediate insns
|
5 years ago |
|
translate-sve.c
|
tcg: Avoid including 'trace-tcg.h' in target translate.c
|
5 years ago |
|
translate-vfp.c
|
target/arm: Make VMOV scalar <-> gpreg beatwise for MVE
|
5 years ago |
|
translate.c
|
target/arm: Use translator_use_goto_tb for aarch32
|
5 years ago |
|
translate.h
|
target/arm: Implement MVE shifts by register
|
5 years ago |
|
vec_helper.c
|
target/arm: Move expand_pred_b() data to vec_helper.c
|
5 years ago |
|
vec_internal.h
|
target/arm: Move expand_pred_b() data to vec_helper.c
|
5 years ago |
|
vfp-uncond.decode
|
arm tcg cpus: Fix Lesser GPL version number
|
6 years ago |
|
vfp.decode
|
target/arm: Don't NOCP fault for FPCXT_NS accesses
|
5 years ago |
|
vfp_helper.c
|
target/arm: Check NaN mode before silencing NaN
|
5 years ago |