QEMU main repository: Please see https://www.qemu.org/docs/master/devel/submitting-a-patch.html for how to submit changes to QEMU. Pull Requests are ignored. Please only use release tarballs from the QEMU website. http://www.qemu.org
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 
 
 
 
Philippe Mathieu-Daudé c60750fe5e target/riscv: Extract monitor-related code to monitor.c 1 month ago
..
insn_trans target/riscv: Drop TCG_TARGET_REG_BITS test 2 months ago
kvm error: Use error_setg_errno() to improve error messages 3 months ago
tcg target/riscv: Add Zilsd and Zclsd extension support 3 months ago
Kconfig target/riscv/cpu_helper: Fix linking problem with semihosting disabled 2 years ago
XVentanaCondOps.decode target/riscv: Add XVentanaCondOps custom extension 4 years ago
arch_dump.c include: Rename sysemu/ -> system/ 1 year ago
bitmanip_helper.c codebase: prepare to remove cpu.h from exec/exec-all.h 11 months ago
common-semi-target.c include/semihosting/common-semi: extract common_semi API 6 months ago
cpu-param.h exec: Drop TARGET_PHYS_ADDR_SPACE_BITS 1 month ago
cpu-qom.h target/riscv: Add MIPS P8700 CPU 3 months ago
cpu.c disas: Have disas_set_info() take a const CPUState 2 months ago
cpu.h target/riscv: Add MIPS P8700 CSRs 3 months ago
cpu_bits.h target: riscv: Add Svrsw60t59b extension support 9 months ago
cpu_cfg.h target/riscv: Add Xmipslsp instructions 3 months ago
cpu_cfg_fields.h.inc target/riscv: Add Xmipslsp instructions 3 months ago
cpu_helper.c target/riscv: Fix size of mhartid 3 months ago
cpu_user.h target/riscv: zicfilp `lpad` impl and branch tracking 1 year ago
cpu_vendorid.h target/riscv: Add MIPS P8700 CPU 3 months ago
crypto_helper.c include: Remove 'exec/exec-all.h' 11 months ago
csr.c misc: Clean up includes 2 months ago
debug.c include: Remove 'exec/exec-all.h' 11 months ago
debug.h target/riscv: Add textra matching condition for the triggers 2 years ago
fpu_helper.c target/riscv: Fix fcvt.s.bf16 NaN box checking 9 months ago
gdbstub.c target/riscv: store RISCVCPUDef struct directly in the class 11 months ago
helper.h target/riscv: rvv: Fix vslide1[up|down].vx unexpected result when XLEN=32 and SEW=64 6 months ago
insn16.decode target/riscv: Add Zilsd and Zclsd extension support 3 months ago
insn32.decode Add RISCV ZALASR extension 3 months ago
instmap.h target/riscv: Update [m|h]tinst CSR in riscv_cpu_do_interrupt() 4 years ago
internals.h include: move hw/registerfields.h to hw/core/ 3 months ago
m128_helper.c include: Remove 'exec/exec-all.h' 11 months ago
machine.c target/riscv: Combine mhpmcounter and mhpmcounterh 3 months ago
meson.build target/riscv: Add mips.ccmov instruction 3 months ago
mips_csr.c target/riscv: Add MIPS P8700 CSRs 3 months ago
monitor.c target/riscv: Extract monitor-related code to monitor.c 1 month ago
op_helper.c target/riscv: Introduce mo_endian_env() helper 5 months ago
pmp.c target/riscv: Make PMP CSRs conform to WARL constraints 5 months ago
pmp.h target/riscv: Add new CSR fields for S{sn, mn, m}pm extensions as part of Zjpm v1.0 1 year ago
pmu.c target/riscv: Combine mhpmcounter and mhpmcounterh 3 months ago
pmu.h target/riscv: More accurately model priv mode filtering. 2 years ago
riscv-qmp-cmds.c target/riscv: Extract monitor-related code to monitor.c 1 month ago
sbi_ecall_interface.h target/riscv/kvm: implement SBI debug console (DBCN) calls 2 years ago
th_csr.c target/riscv: generalize custom CSR functionality 11 months ago
time_helper.c target/riscv: Enable/Disable S/VS-mode Timer when STCE bit is changed 9 months ago
time_helper.h target/riscv: Enable/Disable S/VS-mode Timer when STCE bit is changed 9 months ago
trace-events target/riscv: add trace in riscv_raise_exception() 1 year ago
trace.h trace: switch position of headers to what Meson requires 6 years ago
translate.c target/riscv: Inline translator_ld[uw,l,q]() calls 2 months ago
vcrypto_helper.c include: Remove 'exec/exec-all.h' 11 months ago
vector_helper.c target/riscv: Use little-endian variant of cpu_ld/st_data*() for vector 2 months ago
vector_internals.c target/riscv: refactor VSTART_CHECK_EARLY_EXIT() to accept vl as a parameter 1 year ago
vector_internals.h include: move hw/registerfields.h to hw/core/ 3 months ago
xmips.decode target/riscv: Add Xmipslsp instructions 3 months ago
xthead.decode RISC-V: Adding XTheadFmv ISA extension 3 years ago
zce_helper.c target/riscv: Inline cpu_ld[lq]_code() calls 2 months ago