QEMU main repository: Please see https://www.qemu.org/docs/master/devel/submitting-a-patch.html for how to submit changes to QEMU. Pull Requests are ignored. Please only use release tarballs from the QEMU website. http://www.qemu.org
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 
 
 
 
Paolo Bonzini fbe37ef3e1 build: move other target-*/ objects to nested Makefile.objs 14 years ago
..
Makefile.objs build: move other target-*/ objects to nested Makefile.objs 14 years ago
README lm32: todo and documentation 15 years ago
TODO lm32: todo and documentation 15 years ago
cpu-qom.h target-lm32: QOM'ify CPU 14 years ago
cpu.c target-lm32: Let cpu_lm32_init() return LM32CPU 14 years ago
cpu.h target-lm32: Let cpu_lm32_init() return LM32CPU 14 years ago
helper.c Kill off cpu_state_reset() 14 years ago
helper.h lm32: translation code helper 15 years ago
machine.c target-lm32: Don't overuse CPUState 14 years ago
op_helper.c Use uintptr_t for various op related functions 14 years ago
translate.c target-lm32: Don't overuse CPUState 14 years ago

README

LatticeMico32 target
--------------------

General
-------
All opcodes including the JUART CSRs are supported.


JTAG UART
---------
JTAG UART is routed to a serial console device. For the current boards it
is the second one. Ie to enable it in the qemu virtual console window use
the following command line parameters:
-serial vc -serial vc
This will make serial0 (the lm32_uart) and serial1 (the JTAG UART)
available as virtual consoles.


Programmatically terminate the emulator
----------------------------------------
Originally neither the LatticeMico32 nor its peripherals support a
mechanism to shut down the machine. Emulation aware programs can write to a
to a special register within the system control block to shut down the
virtual machine. For more details see hw/lm32_sys.c. The lm32-evr is the
first BSP which instantiate this model. A (32 bit) write to 0xfff0000
causes a vm shutdown.


Special instructions
--------------------
The translation recognizes one special instruction to halt the cpu:
and r0, r0, r0
On real hardware this instruction is a nop. It is not used by GCC and
should (hopefully) not be used within hand-crafted assembly.
Insert this instruction in your idle loop to reduce the cpu load on the
host.


Ignoring the MSB of the address bus
-----------------------------------
Some SoC ignores the MSB on the address bus. Thus creating a shadow memory
area. As a general rule, 0x00000000-0x7fffffff is cached, whereas
0x80000000-0xffffffff is not cached and used to access IO devices. This
behaviour can be enabled with:
cpu_lm32_set_phys_msb_ignore(env, 1);