riscv/qemu: QEMU main repository: Please see https://www.qemu.org/docs/master/devel/submitting-a-patch.html for how to submit changes to QEMU. Pull Requests are ignored. Please only use release tarballs from the QEMU website. http://www.qemu.org - qemu

QEMU main repository: Please see https://www.qemu.org/docs/master/devel/submitting-a-patch.html for how to submit changes to QEMU. Pull Requests are ignored. Please only use release tarballs from the QEMU website. http://www.qemu.org

emulation kvm qemu virtualization

History

Peter Maydell 28f13bccbe fpu: allow flushing of output denormals to be after rounding Currently we handle flushing of output denormals in uncanon_normal always before we deal with rounding. This works for architectures that detect tininess before rounding, but is usually not the right place when the architecture detects tininess after rounding. For example, for x86 the SDM states that the MXCSR FTZ control bit causes outputs to be flushed to zero "when it detects a floating-point underflow condition". This means that we mustn't flush to zero if the input is such that after rounding it is no longer tiny. At least one of our guest architectures does underflow detection after rounding but flushing of denormals before rounding (MIPS MSA); this means we need to have a config knob for this that is separate from our existing tininess_before_rounding setting. Add an ftz_detection flag. For consistency with tininess_before_rounding, we make it default to "detect ftz after rounding"; this means that we need to explicitly set the flag to "detect ftz before rounding" on every existing architecture that sets flush_to_zero, so that this commit has no behaviour change. (This means more code change here but for the long term a less confusing API.) For several architectures the current behaviour is either definitely or possibly wrong; annotate those with TODO comments. These architectures are definitely wrong (and should detect ftz after rounding): * x86 * Alpha For these architectures the spec is unclear: * MIPS (for non-MSA) * RX * SH4 PA-RISC makes ftz detection IMPDEF, but we aren't setting the "tininess before rounding" setting that we ought to. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org>		1 year ago
..
Kconfig	meson: Introduce target-specific Kconfig	5 years ago
cpu-param.h	target/*: Remove TARGET_LONG_BITS from cpu-param.h	1 year ago
cpu-qom.h	target: Move ArchCPUClass definition to 'cpu.h'	2 years ago
cpu.c	accel/tcg: Move gen_intermediate_code to TCGCPUOps.translate_core	1 year ago
cpu.h	accel/tcg: Move gen_intermediate_code to TCGCPUOps.translate_core	1 year ago
csfr.h.inc	other architectures: spelling fixes	3 years ago
fpu_helper.c	fpu: Rename float_flag_output_denormal to float_flag_output_denormal_flushed	1 year ago
gdbstub.c	target/tricore: Use explicit little-endian LD/ST API	1 year ago
helper.c	fpu: allow flushing of output denormals to be after rounding	1 year ago
helper.h	target/tricore: Implement hptof insn	3 years ago
meson.build	meson: Rename target_softmmu_arch -> target_system_arch	3 years ago
op_helper.c	target/tricore: Use unsigned types for bitops in helper_eq_b()	2 years ago
translate.c	target/tricore: Use tcg_op_supported	1 year ago
tricore-defs.h	tcg: Split out target/arch/cpu-param.h	7 years ago
tricore-opcodes.h	target/tricore: Implement hptof insn	3 years ago