riscv
/
qemu
mirror of https://gitea.goldendeliverer.com/riscv/qemu.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
Browse Source

target/riscv: Remove unnecessary target_ulong type uses 

Reviewed-by: Pierrick Bouvier <pierrick.bouvier@linaro.org>
Reviewed-by: Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>
Reviewed-by: Chao Liu <chao.liu.zevorn@gmail.com>
Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
Message-ID: <20260219191955.83815-29-philmd@linaro.org>
master
Philippe Mathieu-Daudé 6 months ago
parent
7170bddcd9
commit
de32a75647
1 changed files with 4 additions and 4 deletions
Whitespace
Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL
Unified View
Diff Options
Show Stats Download Patch File Download Diff File
  1. 8
      target/riscv/gdbstub.c

8
target/riscv/gdbstub.c
View File

@ -52,7 +52,7 @@ int riscv_cpu_gdb_read_register(CPUState *cs, GByteArray *mem_buf, int n)
RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(cs); RISCVCPUClass *mcc = RISCV_CPU_GET_CLASS(cs);
RISCVCPU *cpu = RISCV_CPU(cs); RISCVCPU *cpu = RISCV_CPU(cs);
CPURISCVState *env = &cpu->env; CPURISCVState *env = &cpu->env;
target_ulong tmp; uint64_t tmp;
if (n < 32) { if (n < 32) {
tmp = env->gpr[n]; tmp = env->gpr[n];
@ -80,7 +80,7 @@ int riscv_cpu_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n)
RISCVCPU *cpu = RISCV_CPU(cs); RISCVCPU *cpu = RISCV_CPU(cs);
CPURISCVState *env = &cpu->env; CPURISCVState *env = &cpu->env;
int length = 0; int length = 0;
target_ulong tmp; uint64_t tmp;
switch (mcc->def->misa_mxl_max) { switch (mcc->def->misa_mxl_max) {
case MXL_RV32: case MXL_RV32:
@ -194,7 +194,7 @@ static int riscv_gdb_set_csr(CPUState *cs, uint8_t *mem_buf, int n)
const unsigned regsz = riscv_cpu_is_32bit(cpu) ? 4 : 8; const unsigned regsz = riscv_cpu_is_32bit(cpu) ? 4 : 8;
if (n < CSR_TABLE_SIZE) { if (n < CSR_TABLE_SIZE) {
target_ulong val = ldn_p(mem_buf, regsz); uint64_t val = ldn_p(mem_buf, regsz);
int result; int result;
result = riscv_csrrw_debug(env, n, NULL, val, -1); result = riscv_csrrw_debug(env, n, NULL, val, -1);
@ -215,7 +215,7 @@ static int riscv_gdb_get_virtual(CPUState *cs, GByteArray *buf, int n)
CPURISCVState *env = &cpu->env; CPURISCVState *env = &cpu->env;
/* Per RiscV debug spec v1.0.0 rc4 */ /* Per RiscV debug spec v1.0.0 rc4 */
target_ulong vbit = (env->virt_enabled) ? BIT(2) : 0; uint32_t vbit = (env->virt_enabled) ? BIT(2) : 0;
return gdb_get_regl(buf, env->priv | vbit); return gdb_get_regl(buf, env->priv | vbit);
#endif #endif

Write Preview
Loading…
Cancel
Save